UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/676,893	09/30/2003	John A. Rushing	42P14977	8058

59796 7590 01/05/2007

INTEL CORPORATION
c/o INTELLEVATE, LLC
P.O. BOX 52050
MINNEAPOLIS, MN 55402

EXAMINER	
TAT, BINH C	
ART UNIT	**PAPER NUMBER**
2825	

SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE
3 MONTHS	01/05/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

Office Action Summary	Application No.	Applicant(s)	
	10/676,893	RUSHING ET AL.	
	Examiner	Art Unit	
	Binh C. Tat	2825	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1)☒ Responsive to communication(s) filed on *11 October 2006*.

2a)☐ This action is **FINAL**. 2b)☒ This action is non-final.

3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4)☒ Claim(s) *1-26* is/are pending in the application.

4a) Of the above claim(s) *23-26* is/are withdrawn from consideration.

5)☐ Claim(s) _____ is/are allowed.

6)☒ Claim(s) *1-22* is/are rejected.

7)☐ Claim(s) _____ is/are objected to.

8)☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9)☐ The specification is objected to by the Examiner.

10)☒ The drawing(s) filed on *30 September 2003* is/are: a)☒ accepted or b)☐ objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12)☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a)☐ All b)☐ Some * c)☐ None of:

1.☐ Certified copies of the priority documents have been received.

2.☐ Certified copies of the priority documents have been received in Application No. _____.

3.☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) ☒ Notice of References Cited (PTO-892)
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) ☐ Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date _____.
4) ☐ Interview Summary (PTO-413) Paper No(s)/Mail Date. _____ .
5) ☐ Notice of Informal Patent Application
6) ☐ Other: _____.

DETAILED ACTION

1. This office action is in response to application 10/676893, file on 09/30/03. The examiner acknowledges: the election of group I, claims 1-22 traverse. The withdraw of non-election claims 23-26.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

> A person shall be entitled to a patent unless –
>
> (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1-26 are rejected under 35 U.S.C. 102(b) as being anticipated by Patterson et al. (US Patent 6237129).

3. As to claim 1, Patterson et al. teach a method comprising: representing each vector associated with an integrated circuit datapath design as one of a row and a column (see fig 2, fig 3, and fig 6 col 5 lien 12 to col 6 line 35 and summary); and representing each bit slice associated with the integrated circuit datapath design in an orthogonal manner to the vectors, the corresponding vector and bit slice representation being different than an associated physical layout (see fig 2, fig 3 fig 5 fig 6 col 6 line 38 to col 7 line 53).

4. As to claim 2, Patterson et al. teach further comprising: using similar visual representations to indicate cell similarities (see fig2, fig 3 col 1 line 50 to col 2 line 65).

5. As to claim 3, Patterson et al. teach wherein representing each vector includes representing each vector as a row, and wherein representing each bit slice includes representing each bit slice as a column (see fig 2, fig 3 fig 5 fig 6 col 6 line 38 to col 7 line 53).

6. As to claim 4, Patterson et al. teach further comprising: representing information indicating connectivity between a selected vector and at least one of another vector and interface pins (see fig 1 fig 2, and fig 3 col 4 line 6 to col 5 line 59).

7. As to claim 5, Patterson et al. teach further comprising providing drag and drop editing capabilities to move a vector (see fig 1 fig 2, and fig 3 col 4 line 6 to col 5 line 59).

8. As to claim 6, Patterson et al. teach wherein, each vector includes a plurality of cell instances, and wherein, providing drag and drop editing capabilities includes providing drag and drop editing capabilities to move a group of cell instances (see fig 1 fig 2, and fig 3 col 4 line 6 to col 5 line 59).

9. As to claim 7, Patterson et al. teach An apparatus comprising: a vector extraction engine to extract vectors from an input file associated with an integrated circuit design (see fig 2, fig 3, and fig 6 col 5 lien 12 to col 6 line 35 and summary); and a vector editor to provide a graphical interface to represent and edit the extracted vectors as one of a row and a column and to represent bit slices in an orthogonal manner to the extracted vectors (see fig 2, fig 3 fig 5 fig 6 col 6 line 38 to col 7 line 53).

10. As to claim 8, Patterson et al. teach wherein the graphical interface is further to represent similar cells associated with the integrated circuit design using a similar visual representation (see fig2, fig 3 col 1 line 50 to col 2 line 65).

11. As to claim 9, Patterson et al. teach wherein the vector extraction engine is to extract vectors using a name-based vector extraction approach (see fig 2, fig 3 col 5 line 13-56).

12. As to claim 10, Patterson et al. teach wherein the vector extraction engine is to extract vectors using a bus/connectivity- based vector extraction approach (see fig 2, fig 3 col 5 line 13-56).

13. As to claim 11, Patterson et al. teach wherein the graphical interface is further to represent similar cells associated with the integrated circuit design using a similar color and stippling (see fig 5, fig 6 col 6 line 38 to col 7 line 6).

14. As to claim 12, Patterson et al. teach wherein the vector editor is further to assign one of a plurality of predetermined visual representations to each cell type associated with the integrated circuit design (see fig 2, fig 3 fig 5 fig 6 col 6 line 38 to col 7 line 53 and background).

15. As to claim 13, Patterson et al. teach wherein the vector editor is further to visually represent connectivity information indicating connections between a vector and one of another vector and an interface pin (see fig 2, fig 3 fig 5 fig 6 col 6 line 38 to col 7 line 53 and background).

16. As to claim 14, Patterson et al. teach wherein the graphical interface is further to provide drag and drop editing capabilities to move one or more of vectors, bit slices, and connections (see fig 2, fig 3 fig 5 fig 6 col 6 line 38 to col 7 line 53 and background).

17. As to claim 15, Patterson et al. teach wherein the vector editor is to provide data to a placement engine, the placement engine to output a datapath placement associated with the integrated circuit design (see fig 2, fig 3 fig 5 fig 6 col 6 line 38 to col 7 line 53 and background).

18. As to claim 16, Patterson et al. teach wherein the vector editor is further to provide at least one metric indicating a quality of the data provided by the vector editor (see fig 2, fig 3 fig 5 fig 6 col 6 line 38 to col 7 line 53 and background).

19. As to claim 17, Patterson et al. teach wherein the vector editor provides at least one of an auto-merge and an auto-align command (see fig 4, fig 5, fig 6 col 6 line 8-52).

20. As to claim 18, Patterson et al. teach a computer-accessible storage medium storing information that, when accessed by a machine, causes the machine to: represent vectors associated with an integrated circuit datapath design in one of a row and a column (see fig 2, fig 3, and fig 6 col 5 lien 12 to col 6 line 35 and summary); and represent bit slices associated with the integrated circuit datapath design in an orthogonal manner, wherein the manner in which the vectors and bit slices is represented is different than an associated physical layout (see fig 2, fig 3 fig 5 fig 6 col 6 line 38 to col 7 line 53).

21. As to claim 19, Patterson et al. teach further storing information that, when accessed by a machine, causes the machine to: represent connectivity between a vector and one of another vector and an interface pin (see fig 2, fig 3 fig 5 fig 6 col 6 line 38 to col 7 line 53 and background).

22. As to claim 20, Patterson et al. teach further storing information that, when accessed by a machine, causes the machine to: extract the vectors from an input file associated with the integrated circuit datapath design (see fig 2, fig 3 fig 5 fig 6 col 6 line 38 to col 7 line 53 and background).

23. As to claim 21, Patterson et al. teach wherein extracting the vectors from the input file includes using a name-based extraction approach (see fig 4, fig 5, fig 6 col 6 line 8-52).

24. As to claim 22, Patterson et al. teach wherein extracting the vectors from the input file includes using a bus/connectivity- based extraction approach (see fig2, fig 3 col 1 line 50 to col 2 line 65).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Binh C. Tat whose telephone number is 571 272-1908. The examiner can normally be reached on 7:30 - 4:00 (M-F).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jack Chiang can be reached on 571 272-7483. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Binh Tat
Art unit 2825
December 22, 2005

12/26/06
THUAN V. DO
PRIMARY PATENT EXAMINER